

Area and Speed wise superior Vedic multiplier for FPGA based arithmetic circuits

Mr.Virendra Magar

Lord Krishna College of Technology, Indore.

ABSTRACT

The speed of a multiplier is very important to any Digital Signal Processor (DSPs). Vedic Mathematics is the earliest method of Indian mathematics which has a unique technique of calculations based on 16 Formulae. This paper presents the efficiency of Urdhva Triyagbhyam Vedic method for multiplication, which strikes a difference in the actual process of multiplication itself. We are proposing the high speed and low combinational delay multiplier i.e. the fundamental block of MAC based on ancient Vedic mathematics. It enables parallel generation of partial products and eliminates unwanted multiplication steps. Multiplier architecture is based on generating all partial products and their sums in one step. Chipscope VIO is used to give random inputs of desired values by user, on which proposed Vedic multiplication is performed. The proposed algorithm is modeled using VHDL i.e. Very High Speed integrated circuit hardware description language. The propagation time of the proposed architecture is found quiet less. The Xilinx Chipscope VIO generator allows us to give the runtime inputs. The Xilinx Chipscope tool will be used to test the FPGA inside results while the logic running on FPGA. The Xilinx Spartan 3 Family FPGA development board will be used for this circuit. The proposed multiplier implemented using Vedic multiplication is efficient and competent in terms of area and speed compared to its implementation using Array and Booth multiplier architectures. The results clearly indicate that Urdhava Tiryakbhyam can have a great impact on improving the speed of Digital Signal Processors.

Keywords- Vedic Multiplier, urdhva tiryakbhayam, High Speed, Low Power, Latency.

I. INTRODUCTION

The requirement for high speed processing has been increased because of newer computer applications and to achieve the desired performance in many real time signal and image processing applications, higher throughput arithmetic operations are important. Instead of having more consuming processing time system, we have proposed Urdhva Triyagbhyam Vedic method for arithmetic operations which perform a large no of mathematical calculations in a very less time. It increases the overall speed of the different electronics devices.

Digital multipliers are the center components of all the digital signal processors (DSPs) and the speed of the DSP is mostly determined by the speed of its multipliers. They are essential in the implementation of computation systems like Fast Fourier transforms (FFTs) and multiply accumulate (MAC). Array multiplication algorithm and Booth multiplication algorithm are most commonly multiplication algorithms implemented in the digital hardware. The computation time in array multiplier is comparatively less because it calculate execution of partial products independently by using parallelism. The delay associated with the array multiplier is the time taken by the signals to propagate through the gates that form the multiplication array. Since it consume lowpower and have comparatively good performance.

Booth Multiplier is another standard approaches and multiplication algorithm to have hardware implementation of binary multiplier for VLSI implementation at low power. Large booth arrays are required for high speed multiplication and exponential operations which need huge partial sum and partial carry registers. It requires around n = (2m) clock cycles to create the least significant half of the final product for multiplication of two *n*-bit operands using a radix-4 booth recording multiplier, where *m* is the number of Booth recorder adder stages. Hence, a large propagation delay is associated with Booth Multiplier. Due to the importance of digital multipliers in DSP, it has always been an active area of research and a number of interesting multiplication algorithms have been reported in the literature. In this paper, we have proposed one such new multiplication algorithm which avoids the need of large multipliers by reducing the large number to the smaller number

www.ijceronline.com

multiplication's count which reduces the propagation delay linked with the conventional large multipliers significantly.

The structure of the proposed algorithm is based on the Nikhilam Sutra (formula) of Vedic mathematics which is simply means: "all from 9 and the last from 10". The algorithm has its best case in multiplication of numbers, which are nearer to bases of 10, 100, 1000 i.e. increased powers of 10. The procedure of multiplication using the Nikhilam involves minimum calculations, which in turn will lead to reduced number of steps in computation, reducing the space, saving more time for computation. Hence it optimizes to take full advantage of reduction in the number of bits in multiplication. Although Nikhilam Sutra is applicable to all cases of multiplication, it is more efficient when the numbers involved are large.

II. RELATED WORKS

There have been several efforts for Urdhva Triyagbhyam Vedic method for multiplication. Ramesh Pushpangadan, Vineet Sukumaran has proposed methodology by using Urdhva Triyagbhyam Vedic method which having main advantages is delay increases slowly as input bit increases.

V Jayaprakasan, S Vijayakumar, V S Kanchana Bhaaskaran [8] has proposed methodology of A 4x4 multiplier based on the Vedic and Conventional methods have been designed using SPICE simulator. Simulation results depict the Vedic design incurring 29% of reduced average power.

Sandesh S. Saokar, R. M. Banakar, Saroja Siddamal [6] proposed a fast multiplier architecture for signed Q-format multiplications using Urdhava Tiryakbhyam method of Vedic mathematics. Since Q-format representation is widely used in Digital Signal Processors the proposed multiplier can substantially speed up the multiplication operation which is the basic hardware block. They occupy less area and are faster than the booth multipliers. But it has not introduced pipeline stages in the multiplier architecture for maximizing throughput.

We have gone through different existing research on multiplier for less power consumption and time efficiency. But many lacunas present in this methodology. Here we have proposed our methodology which consume less power, less area as well as less time since it optimize the overall performance of the system.

III. WALLACE TREE MULTIPLIER

In 1964, Australian Computer Scientist Chris Wallace has developed Wallace tree which is an efficient hardware implementation of a digital circuit that multiplies two integers. A fast process for multiplication of two numbers was developed by Wallace [5].

Using this method, a three step process is used to multiply two numbers; the bit products are formed, the bit product matrix is reduced to a two row matrix where sum of the row equals the sum of bit products, and the two resulting rows are summed with a fast adder to produce a final product.

Three bit signals are passed to a one bit full adder ("3W") which is called a three input Wallace tree circuit and the output of sum signal is supplied to the next stage full adder of the same bit. The carry output signal is passed to the next stage full adder of the same no of bit, and the carry output signal thereof is supplied to the next stage of the full adder located at a one bit higher position.

Wallace tree is a tree of **carry-save adders** (CSA) arranged as shown in **figure 1**. A carry save adder consists of full adders like the more familiar ripple adders, but the carry output from each bit is brought out to form second result vector rather being than wired to the next most significant bit. The carry vector is 'saved' to be combined with the sum later.

In the Wallace tree method, the circuit layout is not easy although the speed of the operation is high since the circuit is quite irregular.




Figure 1: Wallace tree of carry-save adders

Wallace tree is known for their optimal computation time, when adding multiple operands to two outputs using carry-save adders. The Wallace tree guarantees the lowest overall delay but requires the largest number of wiring tracks (vertical feed through between adjacent bit-slices). The number of wiring tracks is a measure of wiring complexity. Figure 1 show an 18-operand Wallace tree, where CSA indicates a carry-save adder having three multi-bit inputs and two multi-bit outputs.

IV. BOOTH MULTIPLIER

Another improvement in the multiplier is by reducing the number of partial products generated. Booth's multiplication algorithm is a multiplication algorithm that multiplies two signed binary numbers in two's complement notation. The algorithm was invented by Andrew Donald Booth in 1950[4].

The Booth recording multiplier is such multiplier which scans the three bits at a time to reduce the number of partial products. These three bits are: the two bit from the present pair; and a third bit from the high order bit of an adjacent lower order pair. After examining each triplet of bits, the triplets are converted by Booth logic into a set of five control signals used by the adder cells in the array to control the operations performed by the adder cells.

To speed up the multiplication Booth encoding performs several steps of multiplication at once. Booth's algorithm takes advantage of the fact that an adder, sub tractor is nearly as fast and small as a simple adder. If 3 consecutive bits are same then addition/subtraction operation can be skipped.

Thus in most of the cases the delay associated with Booth Multiplication are smaller than that with Array Multiplier. However the performance of Booth Multiplier for delay is input data dependant. In the worst case the delay with booth multiplier is on par with Array Multiplier. The method of Booth recording reduces the numbers of adders and hence the delay required to produce the partial sums by examining three bits at a time.

The high performance of booth multiplier comes with the drawback of power consumption. The reason is large number of adder cells required that consumes large power.

V. VEDIC MATHEMATICS

Vedic Mathematics hails from the ancient Indian scriptures called "*Vedas*" or the source of knowledge. This system of computation covers all forms of mathematics, be it geometry, trigonometry or algebra. The prominent feature of Vedic Mathematics is the rationality in its algorithms which are designed to work naturally. This makes it the easiest and fastest way to perform any mathematical calculation mentally.

Vedic Mathematics is believed to be created around 1500 BC and was rediscovered between 1911 to 1918 by Sri Bharti Krishna Tirthaji (1884-1960) who was a Sanskrit scholar, mathematician and a philosopher [1].

He organized and classified the whole of Vedic Mathematics into 16 formulae or also called as *sutras*. These formulae form the backbone of Vedic mathematics. Great amount of research has been done all these years to implement algorithms of Vedic mathematics on digital processors.

It has been observed that due to coherence and symmetry in these algorithms it can have a regular silicon layout and consume less area along with lower power consumption.

VI. URDHAVA TIRYAKBHYAM METHOD

Urdhava Tiryakbhyam [2] is a Sanskrit word which means vertically and crosswire in English. The method is a general multiplication formula applicable to all cases of multiplication. It is based on a novel concept through which all partial products are generated concurrently.

Fig. 2 demonstrates a 4 x 4 binary multiplication using this method. The method can be generalized for any N x N bit multiplication. This type of multiplier is independent of the clock frequency of the processor because the partial products and their sums are calculated in parallel. The net advantage is that it reduces the need of microprocessors to operate at increasingly higher clock frequencies. As the operating frequency of a processor increases the number of switching instances also increases. This results in more power consumption and also dissipation in the form of heat which results in higher device operating temperatures.

Another advantage of Urdhva Tiryakbhyam multiplier is its scalability. The processing power can easily be increased by increasing the input and output data bus widths since it has a regular structure. Due to its regular structure, it can be easily layout in a silicon chip and also consumes optimum area. As the number of input bits increase, gate delay and area increase very slowly as compared to other multipliers. Therefore Urdhava Tiryakbhyam multiplier is time, space and power efficient. The line diagram in fig. 2 illustrates the algorithm for multiplying two 4-bit binary numbers a3a2a1a0 and b3b2b1b0. The procedure is divided into 7 steps and each step generates partial products.

Initially as shown in step 1 of fig. 2, the least significant bit (LSB) of the multiplier is multiplied with least significant bit of the multiplicand (vertical multiplication). This result forms the LSB of the product. In step 2 next higher bit of the multiplier is multiplied with the LSB of the multiplicand and the LSB of the multiplier is multiplied with the next higher bit of the multiplicand (crosswire multiplication). These two partial products are added and the LSB of the sum is the next higher bit of the final product and the remaining bits are carried to the next step.

For example, if in some intermediate step, we get the result as 1101, then 1 will act as the result bit(referred as rn) and 110 as the carry (referred as cn). Therefore cn may be a multi-bit number. Similarly other steps are carried out as indicated by the line diagram. The important feature is that all the partial products and their sums for every step can be calculated in parallel.

Step 1	Step 2	Step3	Step4	Step 5	Step6	Step7
0000	0000	0000	0000	0000	0000	0000
	χ	\checkmark	X	\mathbf{Y}	Y	I
I	/ \	$\overline{\mathbf{A}}$			\wedge	
0000	0000	0000	0000	0000	0000	0000

Fig. 2 Multiplication of two 4 bit numbers using Urdhava Tiryakbhyam method

VII. FPGA ARCHITECTURE:

Field-Programmable Gate Arrays (FPGAs) have become one of the key digital circuit implementation media over the last decade. A crucial part of their creation lies in their architecture, which governs the nature of their programmable logic functionality and their programmable inter-connect. FPGA architecture has a dramatic effect on the quality of the final device's speed performance, area efficiency, and power consumption. Field-Programmable Gate Arrays (FPGAs) are prefabricated silicon devices that can be electrically programmed to become almost any kind of digital circuit or system.

FPGAs, as illustrated in Figure 3, consist of an array of programmable logic blocks of potentially different types, including general logic, memory and multiplier blocks, surrounded by a programmable routing fabric that allows blocks to be programmable interconnected.

The array is surrounded by programmable input/output blocks, labeled

I/O in the figure that connect the chip to the outside world. The "programmable" term in FPGA indicates an ability to program a function into the chip after silicon fabrication is complete. This customization is made possible by the programming technology, which is a method that can cause a change in the behavior of the pre-fabricated chip after fabrication, in the "field," where system users create designs,

www.ijceronline.com




Fig.3: Basic FPGA structure.

VIII. CHIP SCOPE RESULTS

Here two 8- bit numbers are given to our vedic multiplier. The intermediate results from the 8-bit ripple carry adders, 4X4 vedic multiplier are used and we can observe the outputs of Vedic multiplier for variable length inputs by using Chipscope-VIO. These results for various inputs are verified using normal calculator. Data inputs given to vedic multiplier using Chipscope-VIO are as follows;

ChipScope Pro Analyzer [mul_8]					
Elle View JTAG Chain Device VIO	Window Help				
🟥 😰 JTAG Scan Rate: 250 ms 🔹	S! U! S 🕸				
Project: mul_8	Trigger Setup - DEV:0 MyDevice0 (XC3S500E) UNIT:0 MyILA0 (II				¤* a* ⊠
 Trigger Setup Waveform Listing 	Match Unit Function M0:TriggerPort0 ==	Value 2000_2000_2000_20	>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>	Radix Bin	disabled
- Bus Plot - UNIT:1 MyVIO1 (VIO)	Add Active	Trigger Condition Name TriggerCondition0		Trigger Condition Equa M0	tion .
Signals: DEV: 0 UNIT: 1	Type: Window Windows:	1 Depth: 512	v	Position:	0
Async Input Port Sync Input Port	Storage Qualification:	All Data			
o~a o~b	Waveform - DEV:0 MyDevice0 (XC3S500E) UNIT:0 MyILA0 (ILA)				6 e 🛛
- Sync Output Port	E 👹 VIO Console - DEV:0 MyDevice0 (XC3S500E) UNIT:1 My	VI01 (VIO)			r 2 🛛
	° re Bus/Signal	Value			
	° ^a ∽a			FE	
	• b • b			AC	
COMMAND: reset_trigger_settings 0 0					
COMMAND: set_window_capture 0 0 0 1 COMMAND: set_match_function 0 0 0 0	1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX				
COMMAND: set_trigger_condition 0 0 3 1 COMMAND: set_storage_condition 0 0 F					
COMMAND: run 0 0 COMMAND: upload 0 0					
INFO - Device 0 Unit 0: Waiting for core to	be armed				
Upload					DONE
	na han a la la la cara a cara a la cara a la cara a cara a c			189	

Figure 5.3: Data inputs given to vedic multiplier using Chipscope-VIO

- Here we are giving the variable length inputs in runtime using Chipscope-VIO
- > We can give desired inputs to Vedic multiplier at runtime are shown above.

MiLAO QIA) er of Setup form form with with Vinto with Vinto	Value vooc_oooc_oooc vooc_oooc_oooc vooc_oooc_oooc vooc_oooc voococ vooc_oooc vooc	000(_000(_000(_000(_000) Bin	x Counter disabled molition Equation M0
Type: Windows: Storage Qualification.	TriggerCondition0		
taPort[12] Storage Qualification:		 Position: 	n
taPort[12] Storage Qualification:	All Data		
aPort[13]			
taPort[14] Waveform - DEV:0 MyDevice0 (XC3S500E) UNIT:0 MyILA0	(ILA)		
aPort[16] Bus/Signal X 0 0 20 40 60 80 aPort[17]	100 120 140 160 180 200 220	240 260 280 300 320 340 360	380 400 420 440 460
Port[18] • result AAA AAA		AAA8	
19] • a FE FE		FE	
► b AC AC		AC	
	X: 0	4 Þ 0: 0 4 J	Δ(X-0): 0

Figure 6.2: Data output of vedic multiplier with inputs.

The corresponding results for various inputs we can obtain in Chipscope analyser are shown above. The results obtained for various test patterns are verified using normal calculator.

IX. CONCLUSION

It can be concluded that Vedic multiplier and square is faster than array multiplier and Booth multiplier. The arrangement of adders at architectural level is the main focus of this work. The difference of the adder count is the importance source which reduces the average power of the Vedic multiplier. Due to factors of timing efficiency, speed and lesser area, the proposed Vedic multiplier and square can be implemented in Arithmetic and Logical Units replacing the traditional multipliers and squares based on array and Booth multiplication.

In summary, embodiments of the invention provide a design for a flexible multiplier and square which can be considerably faster than existing multipliers and squares reported previously in the literature. The speed improvements are gained by parallelizing the generation of partial products with their concurrent summations. It is demonstrated that this design is quite efficient in terms of silicon area/speed. Such a design should enable substantial savings of resources in the FPGA when used for image/video processing applications. The Urdhava Tiryakbhyam Q-format multiplier is best suited for signal processing applications.

REFERENCE

- [1] Jagadguru Swami Sri Bharati Krisna Tirthaji Maharaja, "Vedic Mathematics: Sixteen Simple Mathematical Formulae from the Veda," Motilal Banarasidas Publishers, Delhi, 2009, pp. 5-45.
- [2] H. Thapliyal and M. B. Shrinivas and H. Arbania, "Design and Analysis of a VLSI Based High Performance Low Power Parallel Square Architecture," Int. Conf. Algo.Math.Comp. Sc., Las Vegas, June 2005, pp. 72-76.
- [3] 'Xilinx ISE User manual', Xilinx Inc, USA, 2007
- [4] A. D. Booth, "A signed binary multiplication technique," Q. J. Mech.Appl. Math., vol. 4, pp. 236–240, 1951.
- [5] C. S. Wallace, "A suggestion for a fast multiplier," IEEE Trans.Electronic Comput., vol. EC-\3, pp. 14-17, Dec. 1964.
- [6] Sandesh S. Saokar, R. M. Banakar, Saroja Siddamal, "High Speed Signed Multiplier for Digital Signal Processing Applications" 2012 IEEE.
- [7] A.Raman, A.Kumar and R.K.Sarin, "High Speed Reconfigurable FFT Design by Vedic Mathematics", Journal of Computer Science and Engineering, Vol. 1, Issue 1, pp 59-63, May, 2010.
- [8] V Jayaprakasan, S Vijayakumar, V S Kanchana Bhaaskaran, "Evaluation of the Conventional vs. Ancient Computation methodology for Energy Efficient Arithmetic Architecture".
- [9] R. Pushpangadan, V. Sukumaran, R.Innocent, D.Sasikumar, and V.Sunder, "High Speed Vedic Multiplier for Digital Signal Processors", IETE Journal of Research, vol.55, pp.282-286, 2009.